Introduction
A 1T2C-type ferroelectric memory cell shown in Fig. 1 has such a structure that two ferroelectric capacitors with the same area are connected to the gate of a MOSFET, and it has been reported by the previous studies that this type of cell has such advantages as non-destructive data readout with a high current on/off ratio and excellent data retention time [1, 2] . In this study, we designed and fabricated a 1k-bit 1T2C-type ferroelectric memory cell array and characterized the basic operations of a selected memory cell in the array structure.
Fabrication of 1k-bit 1T2C-type ferroelectric memory cell array
Using a 0.35µm process technology for CMOS parts and a 3 µm design rule for ferroelectric capacitors and interconnections, a 1T2C-type memory cell array was designed and fabricated. The two different processes were combined at the first CMOS metallization stage as shown in Fig. 2 . Fabrication processes are as follows; a TiN layer of 100nm in thickness was deposited on a 3" wafer and patterned for formation of connection pads. SiO2/Al2O3 insulating layer of 0.7µm/10nm in thickness was deposited on it and annealed at 700ºC for 30min in O2 atmosphere. Since the sputtered Al2O3 layer acts as an oxygen diffusion barrier, oxidation of TiN is prevented. On this structure, a Pt(100nm)/Sr0.8Bi2.2Ta2O9(120nm)/Pt(200nm)/Ti(20nm) multi-layer was formed by RF sputtering and sol-gel methods. The gel thin films were spin-coated at 2500rpm for 30s, dried at 180ºC for 5min, and pre-fired at 700ºC for 1min in O2 atmosphere. These processes were repeated four times to obtain a desired film thickness. The second SiO2/Al2O3 insulating layers were deposited on the Pt/SBT/Pt/Ti capacitors patterned in a staircase by Ar/Cl2 reactive ion etching, and annealed at 700ºC for 30min in O2 atmosphere. In this case, Al2O3 plays a role of a barrier layer for hydrogen during plasma enhanced chemical vapor deposition using TEOS. Finally, contact holed and Pt(200nm)/Ti(20nm) interconnections were formed by reactive ion etching and RF sputtering. Figure 3 shows a microphotograph of the 1T2C-type ferroelectric memory array. Occupied area of the unit memory cell is 0.05mm 2 . Top electrode of ferroelectric capacitors in the memory cell is 9µm×9µm in size. Gate length and width of a transistor in the memory cell array are 18µm and 90µm so that the ratio S OX/SF between the ferroelectric capacitor area SF and the transistor gate area SOX becomes 20.
Operation characteristics
The 1k-bit 1T2C-type ferroelectric memory array has 32 cells in row and column lines, respectively. Figure 4 shows the drain current versus gate voltage characteristics of MFMIS (metal-ferroelectric-metal-insulator-semiconductor) structure which is composed of one ferroelectric capacitor and a MOSFET. It can be seen that the distributed cells in the memory array have almost the same electrical properties, as well as the ferroelectric capacitors and MOSFET were successfully fabricated. Figure 5 shows the output current characteristics of the selected memory cell for binary data "0" and "1" when the various readout voltages are applied to the terminal B, keeping A open. In this measurement, the writing pulses of ±3V in amplitude and 200ms in width were applied. This data writing method can be used to estimate the maximum current on/off ratio of a single memory cell since the disturbance voltages are not applied to the ferroelectric capacitors. It was found that the maximum current on/off ratio of the fabricated memory cell is as large as 7200. However, we can not use this method for writing data in a selected memory cell in an array from the periphery circuit, but we have to use the V/3 rule [3] or other modified methods by which the data disturbance effect can not be avoided. Figure 6 shows the output current characteristics of the selected memory when data are written using the V/3 rule. Pulses of 3V and 1V with 10ns width were first applied to the terminals of ferroelectric capacitors, keeping the Si substrate grounded, and -1V and -3V were applied in the next timing. It can be seen from the results that the drain current on/off ratio was about two orders of magnitude even under the disturbance condition.
Conclusions
We fabricated a 1k-bit 1T2C-type ferroelectric memory cell array and investigated the electrical properties of a selected memory cell in the array structure. The current on/off ratio of 230 was obtained in writing and reading operations to a selected cell in a memory array. We conclude from these results that a 1T2C-type memory array is promising as a future ferroelectric memory. a 
